What just happened? In the heart of Oregon's Silicon Forest, a group of veteran chip architects has traded the security of a tech giant for the high-stakes world of startups, aiming to redefine the ...
Arm's rebuttal witness backpedaled on RISC-V threat after a Delaware judge asked point blank if the architecture was even ...
HANGZHOU, China, Jan. 8, 2025 /PRNewswire/ -- Recently, SpacemiT, a RISC-V AI CPU company from China, announced breakthrough progress in the development of its server CPU chip SpacemiT Vital Stone® ...
Tom's Hardware on MSN
Russian chipmakers demo homegrown RISC-V and Arm silicon with retro games
Russia's homegrown chipmaking continues apace despite sanctions.
LONDON--(BUSINESS WIRE)--Imagination Technologies today unveils the next product in the Catapult CPU IP range, the Imagination APXM-6200 CPU: a RISC-V application processor with compelling performance ...
Once a hyperscaler or a cloud builder gets big enough, it can afford to design custom compute engines that more precisely match its needs. It is not clear that the companies that make custom CPUs and ...
XDA Developers on MSN
Your Nvidia GPU has dozens of RISC-V cores inside it, and one of them took over a huge part of the graphics driver
Nobody ever thinks of RISC-V when they think of Nvidia, but it's actually incredibly important to Nvidia's GPUs.
A team of engineers at Fudan University has successfully designed, built and run a 32-bit RISC-V microprocessor that uses molybdenum disulfide instead of silicon as its semiconductor component. Their ...
The semiconductor industry increasingly needs more flexible and scalable processor architectures, driving the growing adoption of RISC-V. Originally developed at the University of California, Berkeley ...
A new technical paper titled “Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection” was published by researchers at ETH Zurich. “Hardware fuzzing has recently gained momentum with many ...
The ARM926EJ-S™ processor features a Jazelle® technology enhanced 32-bit RISC CPU, flexible size instruction and data caches, tightly coupled memory (TCM) interfaces and memory management unit (MMU).
Some results have been hidden because they may be inaccessible to you
Show inaccessible results